EVALSTGAP2HSCM

STMicroelectronics
511-EVALSTGAP2HSCM
EVALSTGAP2HSCM

Mfr.:

Description:
Power Management IC Development Tools Demonstration board for STGAP2HSCM isolated 4 A single gate driver

In Stock: 12

Stock:
12 Can Dispatch Immediately
Factory Lead Time:
30 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
57,95 € 57,95 €

Product Attribute Attribute Value Select Attribute
STMicroelectronics
Product Category: Power Management IC Development Tools
RoHS:  
Demonstration Boards
Gate Driver
3.3 V, 5 V
- 3 V, 0 V, 15 V, 19 V
STGAP2HSCM
Brand: STMicroelectronics
For Use With: Isolated 4 A Single Gate Driver
Packaging: Bulk
Product Type: Power Management IC Development Tools
Factory Pack Quantity: 1
Subcategory: Development Tools
Unit Weight: 100 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Compliance Codes
TARIC:
8473302000
CAHTS:
9023000000
USHTS:
9023000000
JPHTS:
902300000
MXHTS:
9023000100
BRHTS:
90230000
ECCN:
EAR99
Origin Classifications
Country of Origin:
Italy
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

EVALSTGAP2HSCM Gate Driver Demonstration Board

STMicroelectronics EVALSTGAP2HSCM Gate Driver Demonstration Board allows evaluation of all the STGAP2HSCM features while driving a half-bridge power stage with a voltage rating up to 1200V in TO-220 or TO-247 package. The gate driver is characterized by 4A current capability and rail-to-rail outputs. This feature also makes the gate driver suitable for high-power inverter applications such as motor drivers in industrial applications equipped with MOSFET / IGBT power switches. The configuration features a single output pin and Miller CLAMP function, which allows for avoiding gate spikes during fast commutations in half-bridge topologies.